ReleaseJuly 2026
K-Agent UVM Generator launched
Visual drag-and-drop UVM testbench builder now available. Generate IEEE 1800.2-compliant SystemVerilog with one click. The tool supports the Generation Gap design pattern — base classes are tool-owned while behavioral logic stays in user files.
Read more →